View VP531_5525123.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

obsolescence notice this product is obsolete. this information is available for your convenience only. for more information on zarlink?s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/
the VP531/vp551 converts digital y, cr, cb, data into analog ntsc/pal composite video and s-video signals the outputs are capable of driving doubly terminated 75 ohm loads with standard video levels. the device accepts data inputs complying with ccir recommendation 601 and 656. the data is time multiplexed on an 8 bit bus at 27mhz and is formatted as cb, y, cr, y (i.e. 4:2:2). the video blanking and sync information from rec 656 is included in the data stream when the VP531 is working in slave mode. the output pixel rate is 27mhz and the input pixel rate is half this frequency, i.e. 13.5mhz. all necessary synchronisation signals are generated internally when the device is operating in master mode. in slave mode the device will lock to the trs codes or the hs and vs inputs. the rise and fall times of sync, burst envelope and video blanking are internally controlled to be within composite video specifications. two 9 bit digital to analog converters (dacs) are used to convert the digital luminance and chrominance data into analog signals. an inverted composite video signal is generated by summing the complementary current outputs of each dac. an internally generated reference voltage provides the biasing for the dacs. features n converts y, cr, cb data to analog composite video and s-video n supports ccir recommendations 601 and 656 n all digital video encoding n selectable master/slave mode for sync signals n switchable chrominance bandwidth n switchable pedestal with gain compensation n smpte 170m ntsc or ccir 624 pal compatible outputs n genlock mode n i 2 c bus serial microprocessor interface n VP531e supports macrovision anti-taping format rev 6.1 in pal and rev 7.01 in ntsc applications n digital cable tv n digital satellite tv n multi-media n video games n karaoke n digital vcrs ordering information VP531e/cg/gp1n vp551e/cg/gp1n pin function pin function 1 vdd 33 vdd 2 gnd 34 reset 3 d0 (vs i/o) 35 refsq 4 d1 (hs i/o) 36 gnd 5 d2 (fc0 o/p) 37 vdd 6 d3 (fc1 o/p) 38 gnd 7 d4 (fc2 o/p) 39 pd7 8 d5 40 pd6 9 d6 (scsync i/p) 41 pd5 10 d7 (palid i/p) 42 pd4 11 gnd 43 pd3 12 vdd 44 pd2 13 gnd 45 pd1 14 gnd 46 pd0 15 pxck 47 gnd 16 vdd 48 vdd 17 clamp 49 agnd 18 compsync 50 vref 19 gnd 51 dacgain 20 vdd 52 comp 21 tdo 53 avdd 22 tdi 54 lumaout 23 tms 55 agnd 24 tck 56 compout 25 gnd 57 agnd 26 sa1 58 chromaout 27 sa2 59 avdd 28 scl 60 n/c 29 vdd 61 n/c 30 sda 62 avdd 31 gnd 63 avdd 32 vdd 64 n/c fig.1 pin connections (top view) gp64 pin 64 pin 1 VP531e/vp551e ntsc/pal digital video encoder advance information supersedes ds4573 1.4 may 1997 edition ds4573 - 2.3 october1998
VP531e/vp551e 2 66.83 1.050 27k 1.3699 24.93 80 33.75 17.64 1.40 7.62 7.62 0.40 34.15 18.71 8.02 8.02 0.00 electrical characteristics test conditions (unless otherwise stated): as specified in recommended operating conditions dc characteristics vin vil vih vil iih iil voh vol vol 2.0 0.7 vdd 3.7 0.8 0.3 vdd 10 -10 0.4 0.6 v v v v m a m a v v v parameter conditions vin = vdd vin = vss ioh = -1ma iol = +4ma iol = +6ma symbol min. typ. max. units electrical characteristics test conditions (unless otherwise stated): as specified in recommended operating conditions dc characteristics dacs inl dnl v ref z r i ref k dac 1.5 1 5 lsb lsb % grey m a v w ma pv-s ma ma ma ma ma ma ma ma ma ma ma parameter symbol min. typ. max. units accuracy (each dac) integral linearity error diffential linearity error dac matching error monotonicity lsb size internal reference voltage internal reference voltage output impedance reference current (v ref /r ref ) r ref = 769 w dac gain factor (v out = k dac x i ref x r l ). v out = dac code 511 peak glitch energy (see fig.8) cvbs (see note), y and c - ntsc (pedestal enabled) maximum output, relative to sync bottom white level relative to black level black level relative to blank level blank level relative to sync level colour burst peak - peak dc offset (bottom of sync) cvbs, y and c - pal maximum output white level relative to black level black level relative to sync level colour burst peak - peak dc offset (bottom of sync) digital inputs ttl compatible (except sda, scl) input high voltage input low voltage digital inputs sda, scl input high voltage input low voltage input high current input low current digital outputs cmos compatible output high voltage output low voltage digital output sda output low voltage guaranteed note: for the inverted cvbs output subtract the above currents from the maximum output (dac code 511 = 34.12ma). all figures are for: r ref = 769 w , r l = 37.5 w . when the device is set up in ntsc mode there is a +0.25% error in the pal levels. if r l = 75 w then r ref = 1538 w
VP531e/vp551e 3 absolute maximum ratings supply voltage vdd, avdd -03 to 70v voltage on any non power pin -03 to vdd+03v ambient operating temperature 0 to 70 c storage temperature -55 c to 150 c note: stresses exceeding these listed under absolute maximum ratings may induce failure. exposure to absolute maximum ratings for extended periods may reduce reliability. functionality at or above these conditions is not implied. recommended operating conditions parameter min. typ. max. units power supply voltage power supply current (including analog outputs) input clock frequency scl clock frequency analog video output load dac gain resistor ambient operating temperature symbol vdd, avdd idd pxck fscl 4.75 -50ppm 0 5.25 +50ppm 500 70 v ma mhz khz w w c 5.00 150 27.00 37.5 769 video characteristics parameter -61 -56 -58 2.5 2.5 max. symbol min. typ. 5.5 1.3 650 3.57954545 4.43361875 3.58205625 9 10 300 145 245 1.5 0.5 -60 10 mhz mhz khz mhz mhz mhz fsc cycles fsc cycles ns ns ns % pk-pk pk-pk db db db % % db ns units esd compliance pins all pins all pins notes meets mil-std-883 class 2 test levels 2kv on 100pf through 1k5 w 200v on 200pf through 0 w & 500nh test human body model machine model luminance bandwidth chrominance bandwidth (extended b/w mode) chrominance bandwidth (reduced b/w mode) burst frequency (ntsc) burst frequency (pal-b, d,g, h, i) burst frequency (pal-n argentina) burst cycles (ntsc and pal-n) burst cycles (ntsc and pal-b, d, g, h,i) burst envelope rise / fall time (ntsc and pal-b, d, g, h,i) analog video sync rise / fall time (ntsc and pal-n) analog video blank rise / fall time (ntsc and pal-b, d, g, h,i) differential gain differential phase signal to noise ratio (unmodulated ramp) chroma am signal to noise ratio (100% red field) chroma pm signal to noise ratio (100% red field) hue accuracy colour saturation accuracy residual sub carrier luminance / chrominance delay
VP531e/vp551e 4 figure 2 VP531e functional block diagram, vp551e is identical except there is no anti-taping control i 2 c interface set-up registers anti-taping control video timing generator colour subcarrier generator modulator chroma low -pass filter input demux 8 8 pd7-0 d7-0 pxck sda scl sa1 sa2 y cr cb sync blank insert luma out comp chroma out interpolator int erpolator jtag. general purpose port & chroma interp reset clamp chroma dac comp dac out tdi tms tck tdo + dac ref vref + refsq digital phase comp closed caption + dacgain comp compsync luma dac
VP531e/vp551e 5 pin name pin no. description pd0-7 39 - 46 8 bit pixel data inputs clocked by pxck. pd0 is the least significant bit, corresponding to pin 46. these pins are internally pulled low. d0-7 3 - 10 8 bit general purpose port input/output. d0 is the least significant bit, corresponding to pin 3. these pins are internally pulled low. pxck 15 27mhz pixel clock input. the VP531 internally divides pxck by two to provide the pixel clock. clamp 17 the clamp output signal is synchronised to compsync output and indicates the position of the burst pulse, (lines 10-263 and 273-525 for ntsc; lines 6-310 and 319-623 for pal- b,d, g,i,n(argentina)). compsync 18 composite sync pulse output. this is an active low output signal. tdo 21 jtag data scan output port. tdi 22 jtag data scan input port. tms 23 jtag scan select input. tck 24 jtag scan clock input. sa1 26 slave address select. sa2 27 slave address select. scl 28 standard i 2 c bus serial clock input. sda 30 standard i 2 c bus serial data input/output. reset 34 master reset. this is an asynchronous active low input signal and must be asserted for a minimum of 200ns in order to reset the VP531/vp551. refsq 35 reference square wave input used only during genlock mode. vref 50 voltage reference output. this output is nominally 1055v and should be decoupled with a 100nf capacitor to gnd. dac gain 51 dac full sacle current control. a resistor connected between this pin and gnd sets the magnitude of the video output current. an internal loop amplifier control a reference current flowing through this resistor so that the voltage across it is equal to the vref voltage. comp 52 dac compensation. a 100nf ceramic capacitor must be connected between pin 52 and pin 53. lumaout 54 true luminance, true chrominance and inverted composite video signal outputs. these are compout 56 high impedance current source outputs. a dc path to gnd must exist from each of these chromaout 58 pins not used 60, 61, 64 vdd 1, 12, 16, positive supply input. all vdd pins must be connected. 20, 29, 32, 33, 37, 48 avdd 53, 59 analog positive supply input. all avdd pins must be connected. 62, 63 gnd 2, 11, 13, negative supply input. all gnd pins must be connected. 14, 19, 25, 31, 36, 38, 47 agnd 49, 55, 57 negative supply input. all agnd pins must be connected. pin descriptions
VP531e/vp551e 6 7 ra7 id17 id0f id07 rev7 - - - an7 sc7 fr17 fr0f fr07 - sch7 ctl7 rd7 wr7 hsoff7 - ncorstd hcnt7 fsc4sel 6 ra6 id16 id0e id06 rev6 - clampdis - an6 sc6 fr16 fr0e fr06 - sch6 ctl6 rd6 wr6 hsoff6 - vbitdis hcnt6 gendith 5 ra5 id15 id0d id05 rev5 ycdelay chrbw dfi2 an5 sc5 fr15 fr0d fr05 - sch5 ctl5 rd5 wr5 hsoff5 - vsmode hcnt5 register register genlken 4 ra4 id14 id0c id04 rev4 rampen syncdis dfi1 an4 sc4 fr14 fr0c fr04 - sch4 ctl4 rd4 wr4 hsoff4 - f_swap hcnt4 reserved reserved nolock 2 ra2 id12 id0a id02 rev2 - lumdis reserved an2 sc2 fr12 fr0a fr02 - sch2 ctl2 rd2 wr2 hsoff2 - sl_hs0 hcnt2 test test tsurst 1 ra1 id11 id09 id01 rev1 vfs1 chrdis reserved an1 sc1 fr11 fr09 fr01 - sch1 ctl1 rd1 wr1 hsoff1 hsoff9 hcnt9 hcnt1 chrmclip 3 ra3 id13 id0b id03 rev3 slh&v - burdis dfi0 an3 sc3 fr13 fr0b fr03 - sch3 ctl3 rd3 wr3 hsoff3 - sl_hs1 hcnt3 for for paliden default hex 13 66 57 05 00 00 00 00 9c 87 c1 f1 00 00 ff - 00 7e 00 00 00 00 0 ra0 id10 id08 id00 rev0 vfs0 peden actren parity sc0 fr10 fr08 fr00 sch8 sch0 ctl0 rd0 wr0 hs0ff0 hsoff8 hcnt8 hcnt0 trsel r/w w r r r r r/w r/w * r/w r/w r/w r/w r/w r/w r/w w r w r/w r/w r/w r/w r/w r/w r/w registers map see register details for further explanations. address hex 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e to 1f 20 21 22 23 to ef f0 to f7 f8 f9 fb fc fd fe ff register name bar part id2 part id1 part id0 rev id gcr vocr hanc ancid sc_adj freq2 freq1 freq0 schphm schphl reserved gppctl gpprd gppwr not used reserved hsoffl hsoffm slave1 slave2 gpsdac gpstst gpsctl table.1 register map xx = don?t care. the calculation of the freq register value is according to the following formula:- freq = (2 26 x f sc /f h ) /(number of pixels/line) hex ntsc value is rounded up from the decimal number. pal-b, d, g, h, i and n (argentina) are rounded down. the sc_adj value is derived from the adjustment needed to be added after 8 fields to ensure accuracy of the subcarrier frequency. note the sc_adj value of 9c required for pal-b, d, g, h, i, is different to the default state of the register. in ntsc the nco is reset at the end of every line, this can be disabled by setting the ncorstd bit in slave1, this allows the VP531/vp551 to cope with line lengths that are not exactly as specified in rec656. note * for register hanc, bits 3, 4 and 5 are read only. bits 1 and 2 are reserved. n/a = not applicable. for register part id0 the vp551 value is aa standard ntsc (default) pal-b, d, g, h, i pal-n (argentina) freq2-0 registers hex 87 c1 f1 a8 26 2b 87 da 51 lines/ field 525 625 625 field freq. hz 59.94 50 50 1716 1728 1728 number of pixels/line at 27mhz 15.734266 15.625000 15.625000 horizontal freq. khz. f h 3.57954545 4.43361875 3.58205625 subcarrier freq. khz. f sc (455/2) (1135/4+1/625) (917/4+1/625) f sc /f h sc_adj register hex xx 9c 57 table.2 line, field and subcarrier standards and register settings
VP531e/vp551e 7 register details bar base register ra7-0 register address. part id 2-0 part number id17-00 chip part identification (id) number. rev id revision number rev7-0 chip revision id number. gcr global control ycdelay luma to chroma delay. high = 37ns luma delay, this may be used to compensate for group delay in external filters. low = normal operation (default). rampen modulated ramp enable. high = ramp output for differential phase and gain measurements. a 27mhz clock must be applied to pxck pin. low = normal operation (default). sl_hs_vs 1 = slave to hs and vs inputs vfs1-0 video format select vocr video output control clampdis high = clamp signal disable low = normal operation with clamp signal enabled (default). chrbw chroma bandwidth select. high = 13mhz. low = 650khz (default) syncdis high = sync disable (in composite video signal). compsync is not affected. low = normal operation with sync enabled (default). burdis high = chroma burst disable. low = normal operation, with burst enabled (default). lumdis high = luma input disable - force black level with synchronisation pulses main- tained. low = normal operation, with luma input enabled (default). chrdis high = chroma input disable - force monochrome. low = normal operation, with chroma input enabled (default). peden high = pedestal (set-up) enable a 75 ire pedestal on lines 23-262 and 286-525. valid for ntsc only hanc horizontal ancillary data control dfi2-0(read only)digital field identification, 000=field1 anctren ancillary timing reference enable. when high use field count from ancillary data stream. when low, data is ignored. ancid ancillary data id an7-1 ancillary data id an0 parity bit (odd) only ancillary data in rec 656 data stream with the same id as this byte will be decoded by the VP531/vp551 to produce h and v synchronisation and field count. sc_adj sub carrier adjust sc7-0 sub carrier frequency seed value, see table 2. freq2-0 sub carrier frequency fr17-00 24 bit sub carrier frequency programmed via i 2 c bus, see table 2. freq2 is the most significant byte (msb). schphm-l sub carrier phase offset sch9-0 9 bit sub carrier phase relative to the 50% point of the leading edge of the horizontal part of composite sync. schphm bit 0 is the msb. the nominal value is zero. this register is used to compensate for delays external to the VP531/vp551. gppctl general purpose port control ctl7-0 each bit controls port direction low = output high = input gpprd general purpose port read data rd7-0 i 2 c bus read from general purpose port (only inputs defined in gppctl) gppwr general purpose port write data wr7-0 i 2 c bus write to general purpose port (only outputs defined in gppctl) hsoffm-l hs offset hsoff9-0 this is a 10 bit number which allows the user to offset the start of digital data input with reference to the pulse hs. slave1 h &v slave mode control register ncorstd 1 = nco line reset disable (ntsc only) vbitdis 0 = video blanked when rec601 v bit set 1 = v bit is ignored f_swap the odd and even fields are swapped sl_hs1-0 selects pixel sample (1 to 4) hcnt9-8 as hcnt7-0 but msbs vfs1 vfs0 0 0 ntsc (default) 01 pal-b,d,g,h,i,n(argentina) 1 0 reserved 1 1 reserved
VP531e/vp551e 8 a bus free state is indicated by both sda and scl lines being high. start of transmission is indicated by sda being pulled low while scl is high. the end of transmission, referred to as a stop, is indicated by sda going from low to high while scl is high. the stop state can be omitted if a repeated start is sent after the acknowledge bit. the reading device acknowledges each byte by pulling the sda line low on the ninth clock pulse, after which the sda line is released to allow the transmitting device access to the bus. the device address can be partially programmed by the setting of the pins sa1 and sa2. this allows the device to respond to one of four addresses, providing for system flexibility. the i 2 c bus address is seven bits long with the last bit indicating read / write for subsequent bytes. the first data byte sent after the device address, is the sub- address - bar (base address register). the next byte will be written to the register addressed by bar and subsequent bytes to the succeeding registers. the bar maintains its data after a stop signal. ntsc/pal video standards both ntsc (4-field, 525 lines) and pal (8-field, 625 lines) video standards are supported by the VP531/vp551. all raster synchronisation, colour sub-carrier and burst characteristics are adapted to the standard selected. the VP531/vp551 generates outputs which follow the requirements of smpte 170m and ccir 624 for pal signals. the device supports the following: ntsc, pal b, d, g, h, i, n (argentina). trs - slave mode the VP531 has an internal timing generator which produces video timing signals appropriate to the mode of operation. in the default (power up) slave mode, all timing signals are derived from the input clock, pxck, which must be derived from a crystal controlled oscillator. input pixel data is latched on the rising edge of the pxck clock. the video timing generator produces the internal blanking and burst gate pulses, together with the composite sync output signal, using timing data (trs codes) from the ancillary data stream in the rec656 input signal, (when trsel (bit 0 of gpsctl register) is set low). slave h & v mode h & v slave mode is enabled by setting the sl_h&v bit in the gcr register. in this mode the position of the video syncs is derived from the hs and vs inputs. these gpp pins are automatically configured as inputs when sl_h&v is set to '1'. this mode requires 262/263 line syncs in ntsc mode (not 262.5/262.5) and 312/313 syncs in pal. the vsync and negative edges hsync need to be aligned. when programming the slh&v bit needs setting first and then the trsel bit in reg ff, otherwise there will be a clash of outputs. the vsync is input to pin 3 and the hsync to pin 4 both at 5v ttl levels. hcnt to ensure that the incoming data is sampled correctly a 10 bit binary number (hcnt) has to be programmed into the slave1 and 2 registers. this will allow the device's internal horizontal counter to align with the video data, each bit the serial microprocessor interface is via the bi- directional port consisting of a data (sda) and a clock (scl) line. it is compatible to the philips i 2 c bus standard (jan. 1992 publication number 9398 393 40011). the interface is a slave transmitter - receiver with a sub-address capability. all communication is controlled by the microprocessor. the scl line is input only. the most significant bit (msb) is sent first. data must be stable during scl high periods. slave2 h &v slave position register hcnt7-0 adjusts for delay at which pixel data occurs relative to hs gpsctl gps control fsc4sel when high, refsq = 4xfsc and gpp bit d6 is forced to become an input for a scsync signal (high = reset), which provides a synchronous phase reset for fsc divider. low = normal operation with refsq = 1xfsc. (default). gendith 1 = gen lock dither added. genlken high = enable genlock to refsq signal input. low = internal subcarrier generation (default). nolock genlock status bit (read only) low = genlocked. high = cannot lock to refsq. this bit is cleared by reading and set again if lock cannot be attained. paliden high = enable external pal id phase control and gpp bit d7 is forced to become an input for pal id switch signal, (gpp bit d7 - low = +135 , high = -135 ). low = normal operation, internal pal id phase switch is used (default). tsurst high = chip soft reset. registers are not reset to default values. low = normal operation (default). chrmclip high = enable clipping of chroma data when luma goes below black level and is clipped. low = no chroma clipping (default). trsel high = master mode, gpp bits d0 - 4 are forced to become a video timing port with vs, hs and field outputs. low = slave mode, timing from rec656. i 2 c bus control interface i 2 c bus address a6 0 a5 0 a4 0 a3 1 a2 1 a0 sa1 a1 sa2 r/ w x
VP531e/vp551e 9 *hs pulse shortened means that the width of the pulse will be less than the normal 64 13.5mhz clock cycles. n ck = number of 13.5mhz clock cycles between the falling edge of hs and cb0 (first data i/p on pd7-0) see fig. 4. decreasing hsoff advances the hs pulse (numbers are in decimal). the interruption in the sequence of values is because the hs signal is jumping across a line boundary to the previous line as the offset is increased. the register default value is 7eh and this sets nck to 0, ie. the hs negative edge and cb0 are co- incident in ntsc mode. video blanking the VP531/vp551 automatically performs standard composite video blanking. lines 1-9, 264-272 inclusive, as well as the last half of line 263 are blanked in ntsc mode. in pal mode, lines 1-5, 311-318, 624-625 inclusive, as well as the last half of line 623 are blanked. the v bit within rec656 defines the video blanking when trsel (bit 0 of gpsctl register) is set low. when in master mode with trsel set high the video encoder is still enabled. therefore if these lines are required to be blank they must have no video signal input. interpolator the luminance and chrominance data are separately passed through interpolating filters to produce output sampling rates double that of the incoming pixel rate. this reduces the sinx/x distortion that is inherent in the digital to analog converters and also simplifies the analog reconstruction filter requirements. digital to analog converters the VP531/vp551 contains two 9 bit digital to analog converters which produce the analog video signals. the dacs use a current steering architecture in which bit currents are routed to one of two outputs; thus the dac has true and complementary outputs. the use of identical current sources and current steering their outputs means that monotonicity is guaranteed. an on-chip voltage reference of 1.05v (typ.) provides the necessary biasing, if required this can be overridden by an external reference. the full-scale output currents of the dacs is set by external resistors between the dacgain and vss pins. an on-chip loop amplifier stabilises the full-scale output current against temperature and power supply variations. by summing the complementary luma and chroma dac current outputs an inverted composite output is generated. note that this signal has a dc offset and therefore usually needs to be capacitively coupled. the analog outputs of the VP531/vp551 are capable of directly driving doubly terminated 75 w co-axial cable. if it is required only to drive a single 75 w load then dacgain resistor is simply doubled. represents one 13.5mhz cycle. to calculate this use the formula below: ntsc/palm hcnt = sn + 119 (sn = 0 - 738) hcnt = sn + 739 (sn = 739 - 857) pal hcnt = sn + 127 (sn = 0 - 738) hcnt = sn + 737 (sn = 737 - 863) where sn is rec. 656/601 sample number on which the negative edge of hsync occurs. sl_hs a further adjustment is also required to ensure that the correct cr and cb sample alignment. the bits sl_hs1-0 allows for four sampling positions in the cbycry sequence, failure to set this correctly will mean corruption of the colour or colour being interpreted as luma. f_swap if the field synchronisation is wrong it can be swapped by setting this bit. v_sync when set to a '1' this bit allows an odd/even square wave to provide the field synchronisation. video timing - master sync mode when trsel (bit 0 of gpsctl register) is set high, the VP531 operates in a master sync mode, all rec656 timing reference codes are ignored and gpp bits d0 - 4 become a video timing port with vs, hs and field outputs. the pxck signal is, however, still used to generate all internal clocks. when trsel is set high, the direction setting of bits 4 - 0 of the gppctl register is ignored. vs is the start of the field sync datum in the middle of the equalisation pulses. hs is the line sync which is used by the preceding mpeg2 decoder to define when to output digital video data to the VP531. the position of the falling edge of hs relative to the first data cb0, can be programmed in hsoffm- l registers. hs offset the position of the falling edge of hs relative to the first data cb0, can be programmed in hsoffm-l registers, see figure 4, this is called the pipeline delay and may need adjusting for a particular application. this is done by programming a 10 bit number called hsoff into the hsoffm and hsoffl registers, hsoffm being the most significant two bits and hsoffl the least significant eight bits. a default value of 07eh is held in the registers. the value to program into hsoff can be looked up in tables 3 &4: n ck 0 to 131 132 to 194 195 to 863 hsoff 137 to 6 869 to 807 806 to 138 comment hs normal (64 cks) hs pulse shortened* hs normal (64 cks) table.4 for ntsc and pal-b, d, g, h, i, n n ck 0 to 120 121 to 138 184 to 857 hsoff 126 to 6 863 to 801 800 to 127 comment hs normal (64 cks) hs pulse shortened* hs normal (64 cks) table.3 for ntsc
VP531e/vp551e 10 may be input to refsq. in this case, the genlock circuit can be reset to the required phase of refsq, by supplying a pulse to scsync (pin 9). the frequency of scsync can be at sub carrier frequency, but once per line, or once per field could be adequate, depending on the application. when genlken is set high, the direction setting of bit 6 of the gppctl register is ignored. palid input when in genlock mode with genlken set high (in gpsctl register), the VP531 requires a pal phase identification signal, to define the correct phase on every line. this is supplied to palid input (pin 10), high = -135 and low = +135 . the signal is asynchronous and should be changed before the sub carrier burst signal. palid input is enabled by setting paliden high (in gpsctl register). when genlken is high, the direction setting of bit 7 of the gppctl register is ignored master reset the VP531/vp551 must be initialised with the reset pin 34. this is an asynchronous active low signal and must be active for a minimum of 200ns in order for the VP531 to be reset. the device resets to line 64, start of horizontal sync (i.e. line blanking active). there is no on-chip power on reset circuitry. luminance, chrominance and composite video outputs the luminance video output (lumaout pin 54) drives a 37.5 w load at 1.0v, sync tip to peak white. it contains only the luminance content of the image plus the composite sync pulses. in the ntsc mode, a set-up level (pedestal) offset can be added during the active video portion of the raster. the pedestal is programmed by peden bit in vocr register. the chrominance video output (chromaout pin 58) drives a 37.5 w load at levels proportional in amplitude to the luma output (40 ire pk-pk burst). this output has a fixed offset current which will produce approximately a 0.5v dc bias across the 37.5 w load. burst is injected with the appropriate timing relative to the luma signal. the inverted composite video output (compoutb pin 56) will also drive a 37.5 w loas at 1.0v, sync tip to peak white. it contains both the luminance and chrominance content of the signal plus the composite sync pulses. output sinx/x compensation filters are required on all video output, as shown in the typical application diagram, see figs. 6 & 7. genlock using refsq input the VP531/vp551 can be genlocked to another video source by setting genlken high (in gpsctl register) and feeding a phase coherent sub carrier frequency signal into refsq. under normal circumstances, refsq will be the same frequency as the sub carrier. but by setting fsc4sel high (in gpsctl register), a 4 x sub carrier frequency signal figure 3 rec 656 interface with hs output timing pixel data input (pd[7,0]) pxck input (27mhz) cb0 cr0 y0 y1 y2 y3 cb1 cr1 hs nck=0 nck=2 t su; pd t hd; pd
VP531e/vp551e 11 figure 4 refsq and sc_sync input timing figure 5 pal_id input timing refsq sc_sync q t su; sc_sync t hd; sc_sync 1/ f sc_sync t pwh; sc_sync divide by 4 synchronous counter reset refsq sc_sync 2:1 mux q fsc4_sel f sc 1 0 input to genlocking block (register bit) 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 y719 $ff $00 $xy $00 eav sequence ancillary data... pixel data input (pd[7,0]) sample number pal_id stable d7 input (pal_id) pxck input (27mhz) t pwh; pxck t pwl; pxck t su; pd t hd; pd t hd; pal_id t su; pal_id t dur; pal_id
VP531e/vp551e 12 timing information min. typ. 10 14.5 10 5 10 0 10 0 9 27.0 max. tbd tbd 25 units mhz ns ns ns ns ns ns ns ns ns ns pxck periods ns f pxck t pwh ; pxck t pwl ; pxck t rp t fp t su;pd t hd;pd t su;sc_sync t hd;sc_sync t su;pal_id t hd;pal_id t dur;pal_id t dos 10% to 90% points 90% to 10% points pxck to compsync pxck to clamp conditions parameters master clock frequency (pxck input) pxck pulse width, high pxck pulse width, low pxck rise time pxck fall time pd7-0 set up time pd7-0 hold time sc_sync set up time sc_sync hold time pal_id set up time pal_id hold time pal_id duration output delay symbol note: timing reference points are at the 50% level. digital c load <40pf. figure 6 typical application diagram, slave mode. (output filter - see fig.7) +5v scl sda sa1 sa2 i 2 c bus 100 f vdd, avdd gnd, agnd 2k2 luma out 54 58 51 8 pd0-7 28 30 26 27 2k2 comp chroma out dac gain vref comp out 52 clamp comp sync clamp comp sync 17 18 56 pxck 15 34 3-10 8 gpp d0-7 pxck refsq 50 vdd gnd 10nf gnd 769 scl sda sa1 sa2 reset reset refsq video in 35 39-46 lumaout chromaout vref composite out output filter output filter output filter at every vdd pin ferrite bead 100nf 100nf 75 -1 +5v
VP531e/vp551e 13 figure 7 output reconstruction filter 470pf 220pf 1.0 h gnd 75 15pf ext 75 figure 8 glitch energy the glitch energy is calculated by measuring the area under the voltage time curve for any lsb step, typically specified in picovolt-seconds (pv-s) peak glitch area = h x w/2 v t(ps) w h
VP531e/vp551e 14 note: the VP531 is only available to customers with a valid and existing authorisation to purchase issued by macrovision corporation. this device is protected by u.s. patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. use of the macrovision anticopy process in the device is licensed by macrovision for non-commercial, home and limited exhibition uses only. reverse engineering or disassembly is prohibited.

www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at

▲Up To Search▲

Price & Availability of VP531

	To Download VP531 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .